Abstract: We propose a novel merged clock gating architecture to design low power digital clock which groups all clock gating signals together into a single clock gating signal, then uses one DEMUX ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results